24 Pages, 245 KB, Original
CPLD ispLSI® 5000VE Family 12K Gates 256 Macro Cells 100MHz EECMOS Technology 3.3V 100-Pin TQFP