16 Pages, 328 KB, Original
CPLD ispLSIĀ® 2000A Family 2K Gates 64 Macro Cells 111MHz 0.35um (EECMOS) Technology 5V 84-Pin PLCC