17 Pages, 282 KB, Original
CPLD ispLSIĀ® 2000A Family 1K Gates 32 Macro Cells 125MHz Commercial 0.35um (EECMOS) Technology 5V 44-Pin PLCC