17 Pages, 479 KB, Original
CPLD ispLSI® 1000 Family 6K Gates 128 Macro Cells 100MHz Commercial EECMOS Technology 5V 100-Pin TQFP
19 Pages, 184 KB, Original
High-Density Programmable Logic